

WHAT IS CLAIMED IS:

- 1 1. An output driver comprising:
 - 2 an output multiplexor receiving a data signal and outputting a q-node signal;
 - 3 and
 - 4 an output current driver having a plurality of transistor stacks wherein each
 - 5 transistor stack is responsive to a current control signal that enables the q-node
 - 6 signal to cause a predetermined amount of current to flow through the transistor stack
 - 7 thereby adjusting the output drive current.
- 1 2. The output driver of claim 1 wherein at least one of the transistors in each
- 2 transistor stack is a binary weighted device with respect to at least one other
- 3 transistor in another transistor stack.
- 1 3. The output driver of claim 1 wherein a transistor stack comprises two
- 2 transistors and the current control signal connects to the gate of one of the
- 3 transistors, and the q-node signal connect to the gate of the other transistor.
- 1 4. The output driver of claim 1 wherein the transistors are n-type transistors.
- 1 5. The output driver of claim 3 wherein the transistors connecting to the current
- 2 control signals have a positive threshold voltage in the range of about 0.3 to 0.4 volts.
- 1 6. The output driver of claim 1 wherein:
 - 2 the output current driver has an output drive transistor with a predetermined
 - 3 threshold voltage, the output drive transistor being responsive to the q-node signal;
 - 4 and wherein
 - 5 the output multiplexor outputs a q-node signal to the output drive transistor
 - 6 wherein the q-node signal is regulated to a maximum predetermined value such that
 - 7 the output drive transistor operates in saturation when outputting a predetermined low
 - 8 level bus output voltage.
- 1 7. The output driver of claim 6 wherein:

2 the maximum predetermined value of the q-node signal is substantially equal
3 to the predetermined threshold voltage plus the predetermined low level bus output
4 voltage.

1 8. An output driver comprising:

2 an output multiplexor for receiving a data signal and outputting a q-node signal
3 on a q-node output line, the output multiplexor having a base block and at least one
4 slew rate adjustment block connected in parallel with the base block, each slew rate
5 adjustment block having a control block and a stacked transistor pair connected in
6 series with the control block, the control block being responsive to a slew rate control
7 signal that enables the stacked transistor pair to be responsive to the data signal, the
8 outputs of the plurality of the stacked transistor pairs being connected in parallel to a
9 q-node output line; and

10 an output current driver for outputting a data bus signal with a predetermined
11 output drive current in response to the q-node signal.

1 9. The output driver of claim 8 wherein the stacked transistor pair comprises a p-
2 type transistor connected in series with an n-type transistor.

1 10. The output driver of claim 9 wherein the control block further comprises a
2 NAND gate and a NOR gate, the NAND gate for enabling the p-type transistor, and
3 the NOR gate for enabling the n-type transistor.

1 11. The output driver of claim 8 wherein the base block, control block and stacked
2 transistor pair connect to a predriver power line having a V-gate voltage different from
3 a supply voltage, wherein the V-gate voltage causes an output transistor of the output
4 current driver to operate in saturation when driving a low voltage level.

1 12. An output driver comprising:

2 an output multiplexor including a predriver for receiving a data signal and
3 outputting a q-node signal on a q-node output line, also including a kickdown circuit,
4 the predriver being supplied with a high level voltage and a low level voltage, the
5 pre-driver for driving the q-node signal between the high level voltage and the low

6 level voltage, the kickdown circuit also receiving the data signal and q-node signal
7 and for increasing the rate at which the q-node signal transitions to the low level
8 voltage; and
9 an output current driver responsive to the q-node signal outputting a data bus
10 signal with a predetermined output drive current.

1 13. The output driver of claim 12 wherein the kickdown circuit includes a stacked
2 transistor pair, one transistor of the stacked transistor pair being responsive to the
3 data signal, the other transistor of the stacked transistor pair being responsive to the
4 q-node signal, such that when the data signal is at a low level and the q-node signal
5 is transitioning from a high level to the incoming low level, both transistors of the
6 kickdown circuit are conducting current thereby driving the q-node signal on the q-
7 node line to the low level.

1 14. An output driver comprising:
2 an output multiplexor including a predriver for receiving a data signal and
3 outputting a q-node signal on a q-node output line, the predriver being supplied with
4 a high level voltage and a low level voltage, the pre-driver for driving the q-node
5 signal between the high level voltage and the low level voltage;
6 a duty cycle compensator receiving a clocked data signal and outputting the
7 data signal to the predriver, the duty cycle compensator modifying the duty cycle of
8 the clocked data signal in response to at least one slew rate control bit; and
9 an output current driver responsive to the q-node signal outputting a data bus
10 signal with a predetermined output drive current.

11 15. The output driver of claim 14 wherein the predriver distorts the duty cycle of
12 the data signal by a predetermined amount, and the duty cycle compensator modifies
13 the duty cycle of the clocked data signal with respect to the predetermined amount
14 such that the Vout signal output by the output driver has no distortion.

1 16. The output driver of claim 14 wherein the duty cycle compensator further
2 comprises at least one stacked transistor pair that is enabled by the at least one slew
3 rate control bit, such that when the clocked data is transitioning from a high level to a

4 low level the duty cycle compensator causes the data signal to transition from a high
5 to a low at an earlier point in the duty cycle than would otherwise occur.

1 17. An output driver comprising:
2 an output current driver having an output drive transistor having a
3 predetermined threshold voltage and an output impedance; and
4 an output multiplexor receiving a data signal and outputting a q-node signal to
5 the output drive transistor wherein the output impedance is maintained within a
6 predetermined range when the output drive transistor is outputting a low voltage
7 level.

1 18. The output driver of claim 17 wherein the output impedance exceeds 150
2 ohms.

1 19. An apparatus for maintaining an output impedance of an output driver within a
2 predetermined range, comprising:
3 a predriver for receiving a data signal and outputting a q-node signal to the
4 output driver, such that the q-node signal transitions between a low voltage level and
5 a high voltage level; and
6 a v-gate supply for supplying power to the predriver and causing the high
7 voltage level of the q-node signal to be substantially equal to a predetermined v-gate
8 voltage to maintain the output impedance of the output driver above a predetermined
9 threshold when the output driver is outputting a low voltage level.

1 20. The apparatus of claim 19 wherein the predetermined v-gate voltage is
2 substantially equal to a predetermined threshold voltage of the output driver plus the
3 low voltage level output by the output driver.

1 21. The apparatus of claim 19 wherein the predetermined threshold is about 150
2 ohms.

1 22. The apparatus of claim 19, further comprising:

2 a charge compensator for maintaining the high voltage level of the q-node
3 signal at the v-gate voltage wherein a predetermined amount of charge is delivered to
4 the v-gate voltage based on the data signal.

1 23. The apparatus of claim 22, further comprising:
2 a charge compensation bit generator for generating a compensation signal,
3 wherein the predetermined amount of charge delivered by the charge compensator is
4 also based on the compensation signal.

1 24. An output driver comprising:
2 an input block for multiplexing an odd data signal and an even data signal with
3 a clock signal to output a clocked data signal;
4 a duty cycle compensator for receiving the clocked data signal and outputting
5 a precompensated clocked data signal with a duty cycle that is changed by a
6 predetermined amount;
7 a predriver for generating a q-node signal based on the precompensated
8 clocked data signal, the q-node signal transitioning between a low voltage level and a
9 high voltage level at a predetermined slew rate, such that the Vout signal has the
10 same duty cycle as the clocked data signal; and
11 a kickdown circuit responsive to the precompensated clocked data signal and
12 the q-node signal, for increasing the rate of transition of the q-node signal from a high
13 voltage level to a low voltage level;
14 a V-gate generator for causing the high voltage level of the q-node signal to be
15 substantially equal to a predetermined V-gate voltage;
16 a charge compensator for maintaining the high voltage level of the q-node
17 signal at the V-gate voltage wherein a predetermined amount of charge is delivered
18 to the V-gate voltage based on the precompensated clocked data signal;
19 a charge compensation signal generator for generating a compensation
20 signal, wherein the charge compensator delivers the predetermined amount of charge
21 based on the compensation signal; and
22 an output current driver, responsive to at least one current control bit and to
23 the q-node signal, for outputting a data bus signal.

- 1 25. The output driver of claim 24 wherein the V-gate generator causes the high
- 2 voltage level of the q-node signal to be substantially equal to the predetermined V-
- 3 gate voltage for a range of supply voltages.

- 1 26. A method for outputting data signals to a bus from an integrated circuit,
2 comprising the steps of:
3 receiving a data signal having a duty cycle;
4 precompensating the data signal by changing the duty cycle by a
5 predetermined amount;
6 modifying the slew rate of the precompensated data signal by a predetermined
7 amount to generate a q-node signal; and
8 increasing the rate of transition of the q-node signal from a high voltage level
9 to a low voltage level based on the precompensated data signal and the q-node
10 signal.

- 1 27. The method of claim 26 further comprising the step of:
2 generating a V-gate voltage having a lower voltage level than a supply voltage,
3 wherein the high voltage level of the q-node signal is substantially equal to the V-gate
4 voltage.

- 1 28. The method of claim 27, further comprising the steps of:
2 delivering a predetermined amount of charge to the V-gate voltage based on
3 the precompensated data signal.

- 1 29. The method of claim 28, further comprising the steps of:
2 delivering the predetermined amount of charge to the V-gate voltage based on
3 a compensation signal.